

Reg. No: 

--	--	--	--	--	--	--	--	--	--

**SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR**  
(AUTONOMOUS)

**B.Tech IV Year I Semester Regular Examinations February-2022**  
**VLSI DESIGN**

(Electronics and Communication Engineering)

Time: 3 hours

Max. Marks: 60

**PART-A**

(Answer all the Questions 5 x 2 = 10 Marks)

- |          |                                                                                                                                                                                                                                                                                             |                                                                              |
|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------|
| <b>1</b> | <b>a</b> Define Threshold Voltage of the MOS transistor<br><b>b</b> Illustrate nMOS transistor in $\lambda$ -based design rule.<br><b>c</b> Briefly describe Switch logic<br><b>d</b> What are the high-density memory elements? Explain in brief.<br><b>e</b> What is the need of Testing? | <b>L1</b> 2M<br><b>L2</b> 2M<br><b>L1</b> 2M<br><b>L2</b> 2M<br><b>L1</b> 2M |
|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------|

**PART-B**

(Answer all Five Units 5 x 10 = 50 Marks)

**UNIT-I**

- |          |                                                                                                                                             |                              |
|----------|---------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|
| <b>2</b> | <b>a</b> Illustrate about basic MOS transistors<br><b>b</b> Show the circuit diagram of a simple BiCMOS inverter and explain its operation. | <b>L2</b> 4M<br><b>L1</b> 6M |
|----------|---------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|

**OR**

- |          |                                                                               |               |
|----------|-------------------------------------------------------------------------------|---------------|
| <b>3</b> | Illustrate the steps involved in nMOS fabrication process with neat sketches. | <b>L2</b> 10M |
|----------|-------------------------------------------------------------------------------|---------------|

**UNIT-II**

- |          |                                                                                                                               |                              |
|----------|-------------------------------------------------------------------------------------------------------------------------------|------------------------------|
| <b>4</b> | <b>a</b> Explain the steps involved in VLSI Design flow.<br><b>b</b> Construct the stick diagram of a 2-input CMOS NAND gate. | <b>L2</b> 5M<br><b>L3</b> 5M |
|----------|-------------------------------------------------------------------------------------------------------------------------------|------------------------------|

**OR**

- |          |                                                                                                                                                         |                              |
|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|
| <b>5</b> | <b>a</b> Construct stick diagram for $Y = \overline{AB + CD}$ in NMOS design style.<br><b>b</b> Construct the layout diagram for 2-input CMOS NOR gate. | <b>L3</b> 5M<br><b>L3</b> 5M |
|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|

**UNIT-III**

- |          |                                                                                                                    |                              |
|----------|--------------------------------------------------------------------------------------------------------------------|------------------------------|
| <b>6</b> | <b>a</b> Sketch 2 x 1 mux using transmission gates.<br><b>b</b> What is pseudo NMOS logic? Explain with an example | <b>L3</b> 5M<br><b>L1</b> 5M |
|----------|--------------------------------------------------------------------------------------------------------------------|------------------------------|

**OR**

- |          |                                                                                |               |
|----------|--------------------------------------------------------------------------------|---------------|
| <b>7</b> | Explain the following terms<br>(i) Floor planning (ii) Placement (iii) Routing | <b>L2</b> 10M |
|----------|--------------------------------------------------------------------------------|---------------|

**UNIT-IV**

- |          |                                                              |               |
|----------|--------------------------------------------------------------|---------------|
| <b>8</b> | Construct and explain the ripple counter with neat sketches. | <b>L1</b> 10M |
|----------|--------------------------------------------------------------|---------------|

**OR**

- |          |                                                          |               |
|----------|----------------------------------------------------------|---------------|
| <b>9</b> | Explain in detail about 6-transistor Static memory cell. | <b>L2</b> 10M |
|----------|----------------------------------------------------------|---------------|

**UNIT-V**

- |           |                                                                                                                                                                                 |                              |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|
| <b>10</b> | <b>a</b> Give a logic circuit example in which stuck-at-1 fault and stuck-at-0 fault are indistinguishable.<br><b>b</b> What is FPGA? Draw and explain basic structure of FPGA. | <b>L2</b> 5M<br><b>L1</b> 5M |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|

**OR**

- |           |                                                                                                                                   |                              |
|-----------|-----------------------------------------------------------------------------------------------------------------------------------|------------------------------|
| <b>11</b> | <b>a</b> Discuss about the Fault coverage and how to find it.<br><b>b</b> Explain Chip Level Test techniques and its methodology. | <b>L1</b> 5M<br><b>L2</b> 5M |
|-----------|-----------------------------------------------------------------------------------------------------------------------------------|------------------------------|

\*\*\*END\*\*\*